A two-step continuous-time (CT) incremental sigma-delta (ΣΔ) ADC, which enhances the performance of conventional CT incremental ΣΔ ADCs, is proposed. By pipelining two second-order CT incremental ΣΔ ADCs, the proposed two-step architecture can achieve high resolution without sacrificing the conversion rate. Compared to other alternatives, the two-step CT incremental ΣΔ ADC exhibits the freedom of adjusting its accuracy and speed independently while features quite relaxed circuit specifications.
Introduction: Incremental sigma-delta (IΣΔ) ADCs, which reset their memory elements before each conversion, can offer sample-by-sample conversion as Nyquist-rate ADCs [1] . The feature of one-to-one mapping between input and output makes them suitable for processing multiplexed input signals. The IΣΔ ADC designs are dominated by discrete-time implementations. Nevertheless, continuous-time (CT) IΣΔ ADCs have been recently explored, taking advantage of the relaxed settling and bandwidth requirements when using CT loop filters (LFs). In literature, alternative solutions to first-order CT incremental ΣΔ ADCs have been proposed, e.g., the high-order topology [2] and the extended range (ER) [3] architecture. In this letter, a two-step CT IΣΔ ADC is proposed as a new alternative to extend the resolution. Compared to high-order topologies, it requires less coefficient scaling to maintain stability, which indicates better power efficiency. Compared to ER architectures, it induces no extra clock cycles for the second ADC, which avoids the resolution-speed tradeoff.
Proposed two-step CT IΣΔ ADC: Fig. 1 depicts the proposed ADC architecture together with its timing diagram. To handle multi-channel inputs, time-division multiplexing is performed for the input signals through a multiplexer (MUX). At the beginning of each conversion, one of the input channels is selected, sampled and held by SH 1 for the entire conversion period T S . Then, two second-order CT ΣΔ ADCs are initially reset and then process the sample in a two-step pipelining fashion [4] : one for coarse conversion and the other for fine conversion.
During φ 1 , the CT IΣΔ modulator in the 1 st step processes U (z) with an internal oversampling clock, Mf S . At the end of this coarse conversion step, the most significant bits (MSBs), N 1 , are extracted by the digital filter. The modulator and digital filter are then reset, and an analog residue voltage Vres is sampled and held by SH 2 with f S . During φ 2 , the sampled residue voltage Vres(M ) is passed to the CT IΣΔ modulator in the 2 nd step, and oversampled again with Mf S . At the end of this fine conversion step, the least significant bits (LSBs), N 2 , are extracted and the modulator and digital filter are reset. By digitally combining the MSBs and LSBs from the two conversion steps, a resolution of N 1 + N 2 can be ideally achieved. Due to the two-step pipelining operation, the coarse conversion can start processing the next sample immediately after the fine conversion starts. The overall sampling rate of the two-step ADC is thus limited by M , which is determined by the resolution of a single conversion step.
The second-order CT IΣΔ modulator employed in each conversion step is shown in Fig.2 . Since this modulator topology processes only the quantisation noise, it alleviates the issue of the wide spread of integrator coefficients when employing CT LFs. Additionally, the quantisation noise is readily available at the 2 nd integrator's output and hence no subtraction is needed. A single-bit implementation is chosen to minimise the complexity of both the feedback DAC and the digital filter. The non-return-to-zero (NRZ) coding scheme is selected for the DAC considering the trade-off in timing error suppression and power consumption.
The 2 nd integrator's output, X 2 , can be derived through time-domain analysis [1] . After M clock cycles, X 2 can be expressed as:
where u is the amplitude of the input sample, and [1] . The minimum number of clock cycles, M , required by a target resolution, N bits , can be estimated as:
where umax is used to limit the input to a fraction of V ref .
The theoretical signal-to-quantisation noise ratio (SQNR) of the two-step CT IΣΔ ADC, SQNR 2step , when combining the digitised results from the coarse conversion (s1) and the fine conversion (s2), can be derived as:
where V res,peak denotes the peak amplitude of the residue voltage.
The digital filter (DF) used in each conversion step can be obtained by setting the quantisation error of the ADC (in each conversion step) equal to the magnitude of the discrete-time equivalent of X 2 [2] . By applying the impulse-invariant transformation, the digital filter transfer function, H DF (z), can be derived as:
The presence of circuit non-idealities, however, would induce mismatch between the analog and digital transfer function, which inevitably leads to significant performance degradation of the two-step ADC. To counteract this issue, an optimised digital filter can be employed in the 1 st step ADC [3] . The basic idea is to employ optimisation algorithms to refine the signal-to-noise and distortion ratio (SNDR). By using the theoretical DF transfer function, i.e., (4) in this case, as a reference, its coefficients are recalculated for optimised SNDR under introduced circuit non-idealities.
Simulation results: The proposed two-step CT IΣΔ ADC is characterised by applying a 200Hz sinusoidal signal. To accommodate the bandwidth of the multiplexed input signal from 16 channels, the sample-andhold frequency at SH 1 and SH 2 is determined as f S = 8kHz and the bandwidth of the ADC is f B = 4kHz. Fig. 3 presents the simulated SQNR of the 1 st step ADC and the two-step ADC versus the number of clock cycles. Good agreement is achieved between simulation results and theoretical estimations, i.e., SQNR s1 and SQNR 2step calculated using (3). According to (2) , M ≈ 30 is adequate to achieve an 8-bit ideal resolution in each step. To leave enough margin for compensating the effect of circuit noise and non-idealities, M = 40 is selected when targeting an effective number of bits (ENOB) of 14-bit in this test-case. Fig. 4 shows the simulated power spectral density (PSD) under ideal conditions and in the presence of circuit noise and non-idealities, respectively. As shown in Fig. 4a , the proposed ADC can achieve a SQNR of 105 dB. As shown in Fig. 4b , when applying an optimised digital filter, the proposed ADC can achieve a SNDR of 85.6 dB, while imposing very relaxed requirements on circuit implementation. The introduced noise and non-idealities are specified in Table 1 , where f OS = Mf S = 320kHz and T OS = 1/f OS are the frequency and period of the internal oversampling clock. Similar to cascaded systems, the ADC in the 1 st step is limiting the overall system performance. Thus, as it is shown in Table 1 , the circuit specifications for the ADC in the 2 nd step are further relaxed. It is worth mentioning that the optimised filter can effectively handle mainly the error induced by the op-amp's finite gain-bandwidth (GBW) product and passive devices' process variations [3] . These two specifications are the main indicators for the circuit power consumption. It is also worth to notice that the requirements on timing errors, i.e., excess-loop-delay (ELD) and clock jitter, are easily achievable using standard circuits and clock generation techniques, due to the relatively low oversampling frequency. 
Conclusion:
A two-step ADC architecture, consisting of two secondorder CT IΣΔ ADCs in a pipeline configuration, has been proposed. This architecture showcases the advantage of achieving high resolution and high speed simultaneously, which has been demonstrated by both analytical analysis and behavioural simulations. It has been also shown that if an optimised digital filter is employed, the proposed ADC is capable of greatly relaxing the circuit specifications at the same time achieving high resolution. This demonstrates its potential for low-power high resolution multi-channel applications.
